|
Html Tag |
<iframe src="https://ndatasheet.com/datasheet-frame/300/CY7C1219F" width="300" height="250" frameborder="0" marginwidth="0" marginheight="0" scrolling="no"></iframe> |
Datasheet Info |
CY7C1219F www.DataSheet4U.com 1-Mbit (32K x 36) Pipelined DCD Sync SRAM Features • Registered inputs and outputs for pipelined operation • Optima |