|
Html Tag |
<iframe src="https://ndatasheet.com/datasheet-frame/300/K4H560438D-TCB3" width="300" height="250" frameborder="0" marginwidth="0" marginheight="0" scrolling="no"></iframe> |
Datasheet Info |
256Mb Key Features • Double-data-rate architecture; two data transfers per clock cycle • Bidirectional data strobe(DQS) • Four banks operation |