|
Html Tag |
<iframe src="https://ndatasheet.com/datasheet-frame/300/M5M4V64S20ATP-10" width="300" height="250" frameborder="0" marginwidth="0" marginheight="0" scrolling="no"></iframe> |
Datasheet Info |
SDRAM (Rev.0.2) Jan'97 Preliminary MITSUBISHI LSIs M5M4V64S20ATP-8, -10, -12 64M (4-BANK x 4194304-WORD x 4-BIT) Synchronous DRAM PRELIMINARY Some |