|
Html Tag |
<iframe src="https://ndatasheet.com/datasheet-frame/300/ZL30245" width="300" height="250" frameborder="0" marginwidth="0" marginheight="0" scrolling="no"></iframe> |
Datasheet Info |
Register Map: Section 6.2 Features • Two Independent APLL Channels • Four Input Clocks Per Channel • One crystal/CMOS input • Two differential |