|
Html Tag |
<iframe src="https://ndatasheet.com/datasheet-frame/300/CY26580" width="300" height="250" frameborder="0" marginwidth="0" marginheight="0" scrolling="no"></iframe> |
Datasheet Info |
CY26580 PacketClock™ Network Applications Clock Features ■ Integrated phase-locked loop (PLL) ■ Low-jitter, high-accuracy outputs ■ 3.3V oper |