|
Html Tag |
<iframe src="https://ndatasheet.com/datasheet-frame/300/EMFA0B02G" width="300" height="250" frameborder="0" marginwidth="0" marginheight="0" scrolling="no"></iframe> |
Datasheet Info |
Dual P‐Channel Logic Level Enhancement Mode Field Effect Transistor Product Summary: BVDSS ‐20V RDSON (MAX.) 100mΩ |